T, Ananth Kumar and R S, Rajesh and P, Sivanainthaperumal (2016) PERFORMANCE ANALYSIS OF NoC ROUTING ALGORITHMS FOR 5 × 5 MESH BASED SoC. ICTACT Journal on Microelectronics, 1 (4). pp. 141-146. ISSN 23951672
IJME_V1_I4_paper_2_141_146.pdf - Published Version
Download (508kB)
Abstract
Over the years, semiconductor industry has undergone a rapid evolution which urges the SoCs to become communication-centric. For efficient on-chip communication, high performance routers are used. System on chip is an adaptable building design for the outline of center based Framework on-chip. A routing algorithm plays a dominant role in network’s operation. Several routing algorithms have been designed to cater several features and purposes. There are still a lot of requirements that has to be met. Such performance metrics are minimum latency, least power and maximum throughput. This paper deals with XY routing, PROM routing and DyAD routing. Performance is evaluated in terms of varying packet sizes and routing algorithms. The simulation results revealed a tradeoff between XY and PROM routing. In the measure of throughput and power, XY routing and DyAD routing scores on the top respectively. In case of non- uniform traffic loads, DyAD routing is well suited. This comparative study has been performed with the aid of NIRGAM NoC simulator in a 5 × 5 mesh based topology. Under wormhole switching, it is preferable to adopt DyAD routing in wireless routers in terms of low power and high throughput. This paper also forecast the need of adaptive implementation which must be application specific in the future years.
Item Type: | Article |
---|---|
Subjects: | Eurolib Press > Multidisciplinary |
Depositing User: | Managing Editor |
Date Deposited: | 09 Jul 2023 03:30 |
Last Modified: | 07 Oct 2023 09:30 |
URI: | http://info.submit4journal.com/id/eprint/2250 |